Xi'an Institute of Optics and Precision Mechanics,CAS
Semiconductor device and manufacturing method thereof | |
其他题名 | Semiconductor device and manufacturing method thereof |
TAKADA, KAN; AOKI, OSAMU; YAMAMOTO, TSUYOSHI | |
2006-09-21 | |
专利权人 | FUJITSU LIMITED |
公开日期 | 2006-09-21 |
授权国家 | 美国 |
专利类型 | 发明申请 |
摘要 | In order to reduce the parasitic capacitance of the device and obtain an enhanced high-speed response characteristic while assuring the reliability of the device, a semiconductor device is provided such that it comprises: a mesa structure formed on a semiconductor substrate and including a first cladding layer, an active layer, a second cladding layer, a first protective layer and a second protective layer each covering respective side of the active layer, and a cap layer formed between the first protective layer and the second protective layer and covering the top surface of the active layer, wherein aluminum is included only in the active layer; and a buried layer for burying the mesa structure, wherein the first cladding layer, the first protective layer, the second protective layer, and the second cladding layer constitute the side of the mesa structure. |
其他摘要 | 为了在确保器件可靠性的同时降低器件的寄生电容并获得增强的高速响应特性,提供了一种半导体器件,其包括:形成在半导体衬底上并包括第一包层的台面结构层,有源层,第二覆层,第一保护层和第二保护层,每个覆盖有源层的相应侧,以及形成在第一保护层和第二保护层之间并覆盖顶表面的盖层。有源层,其中铝仅包含在有源层中;掩埋层,用于掩埋台面结构,其中第一包层,第一保护层,第二保护层和第二包层构成台面结构的侧面。 |
申请日期 | 2005-10-25 |
专利号 | US20060209914A1 |
专利状态 | 失效 |
申请号 | US11/257125 |
公开(公告)号 | US20060209914A1 |
IPC 分类号 | H01S5/00 | H01S3/04 |
专利代理人 | - |
代理机构 | - |
文献类型 | 专利 |
条目标识符 | http://ir.opt.ac.cn/handle/181661/83312 |
专题 | 半导体激光器专利数据库 |
作者单位 | FUJITSU LIMITED |
推荐引用方式 GB/T 7714 | TAKADA, KAN,AOKI, OSAMU,YAMAMOTO, TSUYOSHI. Semiconductor device and manufacturing method thereof. US20060209914A1[P]. 2006-09-21. |
条目包含的文件 | 条目无相关文件。 |
除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。
修改评论