Driving circuit design for high frame rate CCD image sensor

OPT OpenIR > 光谱成像技术研究室

	Driving circuit design for high frame rate CCD image sensor
	Yajiao Hao; Xuebin Liu
	2012
会议名称	2012 IEEE 5th International Conference on Advanced Computational Intelligence, ICACI 2012
会议录名称	2012 IEEE 5th International Conference on Advanced Computational Intelligence, ICACI 2012
页码	1013-1016
会议日期	October 18, 2012 - October 20, 2012
会议地点	Nanjing, China
出版地	2001 L Street N.W., Suite 700, Washington, DC 20036-4928, United States
出版者	IEEE Computer Society
会议主办者	IEEE Nanjing Section
产权排序	1
摘要	In the light of a frame-transfer CCD area array with high frame rate, the paper explains its operation mechanism in detail. In this paper, LM317H and LM337H are chosen to design a variety of bias voltages required for the CCD. The driving pulses for CCD are generated by the FPGA of Xilinx Corporation and the driving circuit is designed by EL7457CL. The 16 output electrical signals from CCD are pre-processed by voltage followers and differential amplifiers. The experimental results show that the design of driving circuit can meet the normal demands for CCD.
作者部门	光谱成像技术实验室
收录类别	EI
ISBN号	9781467317436
语种	英语
文献类型	会议论文
条目标识符	http://ir.opt.ac.cn/handle/181661/20796
专题	光谱成像技术研究室
推荐引用方式 GB/T 7714	Yajiao Hao,Xuebin Liu. Driving circuit design for high frame rate CCD image sensor[C]. 2001 L Street N.W., Suite 700, Washington, DC 20036-4928, United States:IEEE Computer Society,2012:1013-1016.

条目包含的文件
文件名称/大小	文献类型	版本类型	开放类型	使用许可
Driving circuit desi（376KB）			限制开放	CC BY-NC-SA	请求全文